

TC40H107P/F

TC40H107AP/AF


C²MOS DIGITAL INTEGRATED CIRCUIT
SILICON MONOLITHIC

TC40H107 DUAL J-K FLIP-FLOP (PULSE TRIGGER TYPE)
TC40H107A DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE)

The TC40H107 is a dual J-K flip - flop with clear function.

For J-K mode, if $\overline{\text{CLEAR}}$ input is set to "H" level and clock is provided, the output Q and \overline{Q} of the TC40H107 change at the clock 1 pulse and the TC40H107A at the falling edge of clock, according to the state of J and K.

When $\overline{\text{CLEAR}}$ input is set to "L" level, Q attains "L" level, and \overline{Q} attains "H" level, regardless of other inputs.



MAXIMUM RATING

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5 ~ V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300(DIP)/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temp./Time	T _{sol}	260°C • 10 sec	

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	2.0	-	8.0	V
Input Voltage	V _{IN}	0	-	V _{DD}	V
Operating Temperature	T _{opr}	-40	-	85	°C

TRUTH TABLE (TC40H107)

INPUTS				OUTPUTS	
$\overline{\text{CLEAR}}$	$\overline{\text{CLOCK}}$	J	K	Q	\overline{Q}
L	*	*	*	L	H
H		L	L	NO CHANGE	
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	


* = Don't Care

= One high-Level pulse

= Transition from Low to high level.

= Transition from high to Low level.

BLOCK DIAGRAM



TRUTH TABLE (TC40H107A)

INPUTS				OUTPUTS	
$\overline{\text{CLEAR}}$	$\overline{\text{CLOCK}}$	J	K	Q	\overline{Q}
L	*	*	*	L	H
H		L	L	NO CHANGE	
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	
H		*	*	NO CHANGE	

TC40H107P/F

TC40H107AP/AF

ELECTRICAL CHARACTERISTIC (V_{SS}=0.0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	"H" Level V _{IH}	I _{OUT} < 1μA V _{OH} =4.5V V _{OL} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level V _{IL}		5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level I _{IH}	I _{IH} =8.0V	8	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L" Level I _{IL}	V _{IL} =0.0V	8	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	5.0	-	10 ⁻²	5.0	-	25.0	μA

* All valid input combinations.


SWITCHING CHARACTERISTIC (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=15pF)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t _{or}	CIRCUIT 1	-	18	40	ns
Output Fall Time		t _{of}		-	15	40	
Propagation Delay Time	(Low-High)	t _{pLH}	CIRCUIT 1 $\overline{\text{CLOCK}}-Q, \overline{Q}$	-	25	38	ns
	(High-Low)	t _{pHL}		-	35	52	
	(Low-High)	t _{pLH}	CIRCUIT 1 $\overline{\text{CLEAR}}-Q, \overline{Q}$	-	24	38	ns
	(High-Low)	t _{pHL}		-	35	52	
Min. Clear pulse width		t _w	CIRCUIT 1 $\overline{\text{CLEAR}}$	-	20	40	ns
Max. Clock Frequency		f _{max} φ		10	20	-	MHz
Max. Clock Rise Time		t _{rφ}		1.0	3.0	-	μs
Max. Clock Fall Time		t _{fφ}					
Min. Data Setup Time		t _{set-up}	CIRCUIT 3 TC40E107A	-	-	35	ns
Min. Data Setup Time		t _{set-up}	CIRCUIT 2 TC40H107	-	-	0	ns
Min. Data Hold Time		t _{hold}	CIRCUIT 3 TC40H107A	-	-	15	ns
Min. Data Hold Time		t _{hold}	CIRCUIT 2 TC40H107	-	-	0	ns
Input Capacitance		C _{IN}		-	5	-	pF
Min. Clear Removal Time		t _{rem}	CIRCUIT 1 TC40H107A	-	28	40	ns
Min. Clear Removal Time		t _{rem}	CIRCUIT 1 TC40H107	-	18	35	ns

TC40H107P/F






TC40H107AP/AF

SWITCHING TIME TEST WAVEFORM



TC40H107P/F

TC40H107AP/AF

 $t_{pd} - V_{DD}$  $t_{pd} - C_L$  $f_{IN} - I_{DD}/F$  $f_{max} - V_{DD}$  $I_{OL} - V_{OL}$  $I_{OH} - (V_{DD} - V_{OH})$ 