## PERIPHERAL DRIVERS FOR <br> HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 30 V (After Conducting 300 mA )
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- Plastic DIP (P) With Copper Lead Frame for Cooler Operation and Improved Reliability
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

SUMMARY OF SERIES 55461/75461

| DEVICE | LOGIC | PACKAGES |
| :---: | :--- | :---: |
| SN55461 | AND | FK, JG |
| SN55462 | NAND | FK, JG |
| SN55463 | OR | FK, JG |
| SN75461 | AND | D, P |
| SN75462 | NAND | D, P |
| SN75463 | OR | D, P |

SN55461, SN55462, SN55463 . . . JG PACKAGE
SN75461, SN75462, SN75463 ... D OR P PACKAGE
(TOP VIEW)


SN55461, SN55462, SN55463 . . . FK PACKAGE (TOP VIEW)


NC - No internal connection

## description

These dual peripheral drivers are functionally interchangeable with SN55451B through SN55453B and SN75451B through SN75453B peripheral drivers, but are designed for use in systems that require higher breakdown voltages than those devices can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55461/SN75461, SN55462/SN75462, and SN55463/SN75463 are dual peripheral AND, NAND, and OR drivers respectively (assuming positive logic), with the output of the gates internally connected to the bases of the npn output transistors.

Series SN55461 drivers are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Series SN75461 drivers are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network GND unless otherwise specified.
2. This is the voltage between two emitters $A$ and $B$.
3. This value applies when the base-emitter resistance ( $\mathrm{R}_{\mathrm{BE}}$ ) is equal to or less than $500 \Omega$.
4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq \mathbf{2 5 ^ { \circ }} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR <br> ABOVE TA $=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \\ \text { POWER RATING } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| D | 725 mW | $5.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 464 mW | - |
| FK | 1375 mW | $11.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 880 mW | 275 mW |
| JG | 1050 mW | $8.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 672 mW | 210 mW |
| P | 1000 mW | $8.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 640 mW | - |

recommended operating conditions

|  | SN55' |  |  | SN75' |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2 |  |  | 2 |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ |  |  | 0.8 |  |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for $\mathrm{D}, \mathrm{JG}$, and P packages.
FUNCTION TABLE

| (each driver) |  |  |
| :---: | :---: | :---: |
| A | B |  |
| L | L |  |
| L | L (on state) |  |
| H | L (on state) |  |
| H | H |  |
| L (on state) | H (off state) |  |

positive logic: $Y=A B$ or $\bar{A}+\bar{B}$

## logic diagram (positive logic)


schematic (each driver)

electrical characteristics over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | SN55461 |  |  | SN75461 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP\# | MAX | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$, | $\mathrm{I}=-12 \mathrm{~mA}$ |  | -1.2 | -1.5 |  | -1.2 | -1.5 | V |
| IOH | High-level output current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{OH}}=35 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{MIN},$ |  |  | 300 |  |  | 100 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{IOL}=100 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V},$ |  | 0.25 | 0.5 |  | 0.25 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{IOL}=300 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V},$ |  | 0.5 | 0.8 |  | 0.5 | 0.7 |  |
| 1 | Input current at maximum input voltage | $V_{C C}=M A X$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 1 |  |  | 1 | mA |
| IIH | High-level input current | $V_{C C}=$ MAX, | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $V_{C C}=$ MAX, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  | -1 | -1.6 |  | -1 | -1.6 | mA |
| ${ }^{\text {I CCH }}$ | Supply current, outputs high | $V_{C C}=$ MAX, | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | 8 | 11 |  | 8 | 11 | mA |
| ICCL | Supply current, outputs low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{l}}=0$ |  | 56 | 76 |  | 56 | 76 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation delay time, low-to-high-level output |  | $\begin{aligned} & \mathrm{IO} \approx 200 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \end{aligned}$ | $C_{L}=15 \mathrm{pF},$ <br> See Figure 1 |  | 30 | 55 | ns |
| tPHL | Propagation delay time, high-to-low-level output |  |  |  |  | 25 | 40 |  |
| tTLH | Transition time, low-to-high-level output |  |  |  |  | 8 | 20 |  |
| t ${ }^{\text {HLL}}$ | Transition time, high-to-low-level output |  |  |  |  | 10 | 20 |  |
| V OH | High-level output voltage after switching | SN55461 | $V_{S}=30 \mathrm{~V}$ <br> See Figure 2 | $\mathrm{l}=300 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{S}}-10$ |  |  | mV |
|  |  | SN75461 |  |  | $\mathrm{V}_{\mathrm{S}}-10$ |  |  |  |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for $\mathrm{D}, \mathrm{JG}$, and P packages.
 (each driver)

| A | B | Y |
| :---: | :---: | :---: |
| L | L | H (off state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | L (on state) |

positive logic: $\mathrm{Y}=\overline{\mathrm{AB}}$ or $\overline{\mathrm{A}}+\overline{\mathrm{B}}$

## logic diagram (positive logic)




Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS $\dagger$ | SN55462 |  |  | SN75462 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP\# | MAX | MIN | TYP\# | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{I}=-12 \mathrm{~mA}$ |  | -1.2 | -1.5 |  | -1.2 | -1.5 | V |
| IOH | High-level output current | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{OH}}=35 \mathrm{~V} & \\ \hline \end{array}$ |  |  | 300 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \\ & \mathrm{l} \mathrm{OL}=100 \mathrm{~mA} \end{aligned}$ |  | 0.25 | 0.5 |  | 0.25 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \\ & \mathrm{IOL}=300 \mathrm{~mA} \end{aligned}$ |  | 0.5 | 0.8 |  | 0.5 | 0.7 |  |
| 1 | Input current at maximum input voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 1 |  |  | 1 | mA |
| ${ }^{1} \mathrm{H}$ | High-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  | -1.1 | -1.6 |  | -1.1 | -1.6 | mA |
| ${ }^{\text {ICCH }}$ | Supply current, outputs high | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=0$ |  | 13 | 17 |  | 13 | 17 | mA |
| ${ }^{\text {I CCL }}$ | Supply current, outputs low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}$ |  | 61 | 76 |  | 61 | 76 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Propagation delay time, low-to-high-level output |  | $\begin{aligned} & \mathrm{IO}=200 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},$ <br> See Figure 1 |  | 45 | 65 | ns |
| ${ }_{\text {tPHL }}$ | Propagation delay time, high-to-low-level output |  |  |  |  | 30 | 50 |  |
| tTLH | Transition time, low-to-high-level output |  |  |  |  | 13 | 25 |  |
| tTHL | Transition time, high-to-low-level output |  |  |  |  | 10 | 20 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage after switching | SN55462 | $V_{S}=30 \mathrm{~V},$ <br> See Figure 2 | $\mathrm{I}=300 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{S}}-10$ |  |  | mV |
|  |  | SN75462 |  |  | $\mathrm{V}_{\mathrm{S}}-10$ |  |  |  |

logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for $\mathrm{D}, \mathrm{JG}$, and P packages.

## FUNCTION TABLE

 (each driver)| A | B | Y |
| :---: | :---: | :---: |
| L | L | L (on state) |
| L | H | H (off state) |
| H | L | H (off state) |
| H | H | H (off state) |

positive logic:

$$
Y=A+B \text { or } \bar{A} \bar{B}
$$

logic diagram (positive logic)


## electrical characteristics over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS $\dagger$ | SN55463 |  |  | SN75463 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP\# | MAX | MIN | TYP\# | MAX |  |
| VIK | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{I}=-12 \mathrm{~mA}$ |  | -1.2 | -1.5 |  | -1.2 | -1.5 | V |
| IOH | High-level output current | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \\ \mathrm{~V}_{\mathrm{OH}}=35 \mathrm{~V} & \\ \hline \end{array}$ |  |  | 300 |  |  | 100 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{lOL}=100 \mathrm{~mA} \end{aligned}$ |  | 0.25 | 0.5 |  | 0.25 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{lOL}=300 \mathrm{~mA} \end{aligned}$ |  | 0.5 | 0.8 |  | 0.5 | 0.7 |  |
| 1 | Input current at maximum input voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 |  |  | 1 | mA |
| IIH | High-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  | -1 | -1.6 |  | -1 | -1.6 | mA |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply current, outputs high | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}$ |  | 8 | 11 |  | 8 | 11 | mA |
| ICCL | Supply current, outputs low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=0$ |  | 58 | 76 |  | 58 | 76 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation delay time, low-to-high-level output |  | $\begin{aligned} & \mathrm{l} \mathrm{O} \approx 200 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},$ <br> See Figure 1 |  | 30 | 55 | ns |
| tPHL | Propagation delay time, high-to-low-level output |  |  |  |  | 25 | 40 |  |
| tTLH | Transition time, low-to-high-level output |  |  |  |  | 8 | 25 |  |
| tTHL | Transition time, high-to-low-level output |  |  |  |  | 10 | 25 |  |
| V OH | High-level output voltage after switching | SN55463 | $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V},$ <br> See Figure 2 | $I_{0} \approx 300 \mathrm{~mA},$ | $\mathrm{V}_{\mathrm{S}}-10$ |  |  | mV |
|  |  | SN75463 |  |  | $\mathrm{V}_{\mathrm{S}}-10$ |  |  |  |

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

voltage waveforms

NOTES: A. The pulse generator has the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}} \approx 50 \Omega$.
B. $C_{L}$ includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms for Switching Times


NOTES: A. The pulse generator has the following characteristics: $\mathrm{PRR} \leq 12.5 \mathrm{kHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms for Latch-Up Test

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JM38510/12908BPA | ACTIVE | CDIP | JG | 8 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| JM38510/12909BPA | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |
| SN55461JG | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |
| SN55462JG | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |
| SN55463JG | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |
| SN75461D | OBSOLETE | SOIC | D | 8 |  | TBD | Call TI | Call TI |
| SN75461P | OBSOLETE | PDIP | P | 8 |  | TBD | Call TI | Call TI |
| SN75462D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75462DE4 | ACTIVE | SOIC | D | 8 | 75 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN75462DR | ACTIVE | SOIC | D | 8 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN75462DRE4 | ACTIVE | SOIC | D | 8 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN75462P | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN75462PE4 | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN75463D | OBSOLETE | SOIC | D | 8 |  | TBD | Call TI | Call TI |
| SN75463DR | OBSOLETE | SOIC | D | 8 |  | TBD | Call TI | Call TI |
| SN75463P | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN75463PE4 | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SNJ55461FK | OBSOLETE | LCCC | FK | 20 |  | TBD | Call TI | Call TI |
| SNJ55461JG | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |
| SNJ55462FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | Level-NC-NC-NC |
| SNJ55462JG | ACTIVE | CDIP | JG | 8 | 1 | TBD | A42 SNPB | Level-NC-NC-NC |
| SNJ55463JG | OBSOLETE | CDIP | JG | 8 |  | TBD | Call TI | Call TI |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JG (R-GDIP-T8)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP1-T8

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001

D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

